• JEDEC JEB 15

JEDEC JEB 15

  • TERMINOLOGY AND METHODS OF MEASUREMENT FOR BISTABLE SEMICONDUCTOR MICROCIRCUITS
  • standard by JEDEC Solid State Technology Association, 11/01/1969
  • Category: JEDEC

$141.00 $71.00

This bulletin explains the terminology and methods of measurement for bistable semiconductor microcircuits. It is also intended to be used with the EIA Registration Data Format for semiconductor integrated bistable logic circuits.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD 12-4

JEDEC JESD 12-4

ADDENDUM No. 4 to JESD12 - METHOD OF SPECIFICATION OF PERFORMANCE PARAMETERS FOR CMOS SEMICUSTOM INT..

$30.00 $60.00

JEDEC JESD 9-A

JEDEC JESD 9-A

METAL PACKAGE SPECIFICATION FOR MICROELECTRONIC PACKAGES AND COVERS..

$46.00 $91.00

JEDEC JEP110

JEDEC JEP110

GUIDELINES FOR THE MEASUREMENT OF THERMAL RESISTANCE OF GaAs FETS..

$27.00 $54.00

JEDEC JESD 12-5

JEDEC JESD 12-5

ADDENDUM No. 5 to JESD12 - DESIGN FOR TESTABILITY GUIDELINES..

$71.00 $141.00