• JEDEC JEP119A

JEDEC JEP119A

  • A PROCEDURE FOR EXECUTING SWEAT
  • standard by JEDEC Solid State Technology Association, 08/01/2003
  • Category: JEDEC

$74.00 $37.00

This document describes an algorithm for performing the Standard Wafer Level Electromigration Accelerated Test (SWEAT) method with computer controlled instrumentation. The algorithm requires a separate iterative technique (not provided) to calculate the force current for a given target time to failure. This document does not specify what test structure to use with this procedure. However, users of this algorithm report its effectiveness on both straight-lines and via-terminated test structures. Some test-structures design features are provided in JESD87 and in ASTM 1259M - 96.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD 320-A (R2002)

JEDEC JESD 320-A (R2002)

CONDITIONS FOR MEASUREMENT OF DIODE STATIC PARAMETERS..

$24.00 $47.00

JEDEC JESD18-A

JEDEC JESD18-A

STANDARD FOR DESCRIPTION OF FAST CMOS TTL COMPATIBLE LOGIC..

$40.00 $80.00

JEDEC JESD8-2

JEDEC JESD8-2

ADDENDUM No. 2 to JESD8 - STANDARD FOR OPERATING VOLTAGES AND INTERFACE LEVELS FOR LOW VOLTAGE EMITT..

$26.00 $51.00

JEDEC JESD 12-1B

JEDEC JESD 12-1B

ADDENDUM No. 1 to JESD12 - TERMS AND DEFINITIONS FOR GATE ARRAYS AND CELL-BASED INTEGRATED CIRCUITS..

$30.00 $60.00