• JEDEC JEP121A

JEDEC JEP121A

  • REQUIREMENTS FOR MICROELECTRONIC SCREENING AND TEST OPTIMIZATION
  • standard by JEDEC Solid State Technology Association, 10/01/2006
  • Category: JEDEC

$76.00 $38.00

The purpose of this document provides the basis for the optimization of 100% screening/stress operations and sample inspection test activities. This document is designed to assist the manufacturer in optimizing the test flow while maintaining and/or improving assurance of providing high quality and reliable product in an efficient manner. This will allow for optimization of testing that is not adding value, hence, reducing cycle time and costs.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD51-8

JEDEC JESD51-8

INTEGRATED CIRCUIT THERMAL TEST METHOD ENVIRONMENTAL CONDITIONS - JUNCTION-TO-BOARD..

$28.00 $56.00

JEDEC JESD75

JEDEC JESD75

BALL GRID ARRAY PINOUTS STANDARDIZED FOR 32-BIT LOGIC FUNCTIONS..

$24.00 $48.00

JEDEC JESD80

JEDEC JESD80

STANDARD FOR DESCRIPTION OF 2.5 V CMOS LOGIC DEVICES..

$24.00 $48.00

JEDEC JESD66 (R2006)

JEDEC JESD66 (R2006)

TRANSIENT VOLTAGE SUPPRESSOR STANDARD FOR THYRISTOR SURGE PROTECTIVE DEVICE..

$58.00 $116.00