• JEDEC JEP121A

JEDEC JEP121A

  • REQUIREMENTS FOR MICROELECTRONIC SCREENING AND TEST OPTIMIZATION
  • standard by JEDEC Solid State Technology Association, 10/01/2006
  • Category: JEDEC

$76.00 $38.00

The purpose of this document provides the basis for the optimization of 100% screening/stress operations and sample inspection test activities. This document is designed to assist the manufacturer in optimizing the test flow while maintaining and/or improving assurance of providing high quality and reliable product in an efficient manner. This will allow for optimization of testing that is not adding value, hence, reducing cycle time and costs.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD47I.01

JEDEC JESD47I.01

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS..

$36.00 $72.00

JEDEC JESD217.01

JEDEC JESD217.01

TEST METHODS TO CHARACTERIZE VOIDING IN PRE-SMT BALL GRID ARRAY PACKAGES..

$44.00 $87.00

JEDEC JESD31E

JEDEC JESD31E

GENERAL REQUIREMENTS FOR DISTRIBUTORS OF COMMERCIAL AND MILITARY SEMICONDUCTOR DEVICES..

$37.00 $74.00

JEDEC JEP130B

JEDEC JEP130B

GUIDELINES FOR PACKING AND LABELING OF INTEGRATED CIRCUITS IN UNIT CONTAINER PACKING (TUBES, TRAYS, ..

$27.00 $54.00