• JEDEC JEP122G

JEDEC JEP122G

  • FAILURE MECHANISMS AND MODELS FOR SEMICONDUCTOR DEVICES
  • standard by JEDEC Solid State Technology Association, 10/01/2011
  • Category: JEDEC

$163.00 $82.00

This publication provides a list of failure mechanisms and their associated activation energies or acceleration factors that may be used in making system failure rate estimations when the only available data is based on tests performed at accelerated stress test conditions. The method to be used is the Sum-of-the-Failure-Rates method.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD8-16A

JEDEC JESD8-16A

BUS INTERCONNECT LOGIC (BIC) FOR 1.2 V..

$34.00 $67.00

JEDEC JESD8-17

JEDEC JESD8-17

DRIVER SPECIFICATIONS FOR 1.8 V POWER SUPPLY POINT-TO-POINT DRIVERS..

$26.00 $51.00

JEDEC JEP149

JEDEC JEP149

APPLICATION THERMAL DERATING METHODOLOGIES..

$30.00 $59.00

JEDEC JESD82-6A

JEDEC JESD82-6A

DEFINITION OF THE SSTV32852 2.5 V 24-BIT TO 48-BIT SSTL_2 REGISTERED BUFFER FOR 1U STACKED DDR DIMM ..

$30.00 $59.00