• JEDEC JEP147

JEDEC JEP147

  • PROCEDURE FOR MEASURING INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER (VNA)
  • standard by JEDEC Solid State Technology Association, 10/01/2003
  • Category: JEDEC

$53.00 $27.00

This procedure describes a recommended way to measure pin capacitance of devices with SSTL (Stub Series Terminated Logic) interface pins by use of a Vector Network Analyzer. One purpose of this standard procedure is to reduce the lengthy and often inaccurate footnote - usually found around the specification of pin parasitics - to a simple reference to this document. In special cases modifying statements may adjust this procedure to the special needs of certain component.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD286-B (R2005)

JEDEC JESD286-B (R2005)

STANDARD FOR MEASURING FORWARD SWITCHING CHARACTERISTICS OF SEMICONDUCTOR DIODES..

$26.00 $51.00

JEDEC JESD76

JEDEC JESD76

DESCRIPTION OF 1.8 V CMOS LOGIC DEVICES..

$24.00 $48.00

JEDEC JEP120-A

JEDEC JEP120-A

INDEX OF TERMS DEFINED IN JEDEC PUBLICATIONS..

$71.00 $141.00

JEDEC JESD51-9

JEDEC JESD51-9

TEST BOARDS FOR AREA ARRAY SURFACE MOUNT PACKAGE THERMAL MEASUREMENTS..

$30.00 $60.00