• JEDEC JEP148B

JEDEC JEP148B

  • RELIABILITY QUALIFICATION OF SEMICONDUCTOR DEVICES BASED ON PHYSICS OF FAILURE RISK AND OPPORTUNITY ASSESSMENT
  • standard by JEDEC Solid State Technology Association, 01/01/2014
  • Category: JEDEC

$78.00 $39.00

A concept is outlined, which proactively integrates qualification into the development process and provides a systematic procedure as support tool to development and gives early focus on required activities. It converts requirements for a product into measures of development and qualification in combination with a risk and opportunity assessment step and accompanies the development process as guiding and recording tool for advanced quality planning and confirmation. The collected data enlarge the knowledge database for DFR / BIR (design for reliability / building-in reliability) to be used for future projects. The procedure challenges and promotes teamwork of all involved disciplines.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD 12-5

JEDEC JESD 12-5

ADDENDUM No. 5 to JESD12 - DESIGN FOR TESTABILITY GUIDELINES..

$71.00 $141.00

JEDEC JESD22-A100-A

JEDEC JESD22-A100-A

Solid State Devices, Testing Quality and Reliability - Test Method A100: Cycled Temperature Humidity..

$80.00 $160.00

JEDEC JEP115 (R1999)

JEDEC JEP115 (R1999)

POWER MOSFET ELECTRICAL DOSE RATE TEST METHOD..

$27.00 $53.00

JEDEC JESD 24-1 (R2002)

JEDEC JESD 24-1 (R2002)

ADDENDUM No. 1 to JESD24 - METHOD FOR MEASUREMENT OF POWER DEVICE TURN-OFF SWITCHING LOSS..

$27.00 $53.00