• JEDEC JEP159

JEDEC JEP159

  • PROCEDURE FOR THE EVQLUQTION OF LOW-k/METAL INTER/INTRA-LEVEL DIELECTRIC INTEGRITY
  • standard by JEDEC Solid State Technology Association, 08/01/2010
  • Category: JEDEC

$62.00 $31.00

This document is intended for use in the semiconductor IC manufacturing industry and provides reliability characterization techniques for low-k inter/intra level dielectrics (ILD) for the evaluation and control of ILD processes. It describes procedures developed for estimating the general integrity of back-end-of-line (BEOL) ILD. Two basic test procedures are described, the Voltage-Ramp Dielectric Breakdown (VRDB) test, and the Constant Voltage Time-Dependent Dielectric Breakdown stress (CVS). Each test is designed for different reliability and process evaluation purposes. This document also describes robust techniques to detect breakdown and TDDB data analysis.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD219A_TT

JEDEC JESD219A_TT

Test Trace for 64 GB - 128 GB SSD..

$34.00 $67.00

JEDEC JESD77D

JEDEC JESD77D

Terms, Definitions, and Letter Symbols for Discrete Semiconductor and Optoelectronic Devices..

$114.00 $228.00

JEDEC JESD79-4

JEDEC JESD79-4

DDR4 SDRAM Standard..

$124.00 $247.00

JEDEC JESD31D.01

JEDEC JESD31D.01

GENERAL REQUIREMENTS FOR DISTRIBUTORS OF COMMERCIAL AND MILITARY SEMICONDUCTOR DEVICES..

$34.00 $67.00