• JEDEC JEP163

JEDEC JEP163

  • SELECTION OF BURN-IN/LIFE TEST CONDITIONS AND CRITICAL PARAMETERS FOR QML MICROCIRCUITS
  • standard by JEDEC Solid State Technology Association, 09/01/2015
  • Category: JEDEC

$72.00 $36.00

This publication is intended as a guideline to develop and establish conditions for burn-in and life test of MIL-PRF-38535 QML integrated circuits. These guidelines are intended to provide manufacturers with a consistent means of defining burn-in and life test stress and electrical test requirements acceptable to user organizations and for the development of Standard Military Drawings.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JEP104C.01

JEDEC JEP104C.01

REFERENCE GUIDE TO LETTER SYMBOLS FOR SEMICONDUCTOR DEVICES..

$58.00 $116.00

JEDEC JESD82-4B

JEDEC JESD82-4B

STANDARD FOR DEFINITION OF THE SSTV16859 2.5 V, 13-BIT TO 26-BIT SSTL_2 REGISTERED BUFFER FOR STACKE..

$30.00 $59.00

JEDEC JESD 22-B105C (R2006)

JEDEC JESD 22-B105C (R2006)

LEAD INTEGRITY..

$30.00 $60.00

JEDEC JESD22-B100B (R2016)

JEDEC JESD22-B100B (R2016)

PHYSICAL DIMENSION..

$24.00 $48.00