• JEDEC JEP69-B (R1999)

JEDEC JEP69-B (R1999)

  • PREFERRED LEAD CONFIGURATION FOR FIELD-EFFECT TRANSISTORS
  • standard by JEDEC Solid State Technology Association, 11/01/1973
  • Category: JEDEC

$48.00 $24.00

This publication indicates preferred pinouts for FETs in various package designs.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD 24-10 (R2002)

JEDEC JESD 24-10 (R2002)

ADDENDUM No. 10 to JESD24 - TEST METHOD FOR MEASUREMENT OF REVERSE RECOVERY TIME trr FOR POWER MOSFE..

$27.00 $53.00

JEDEC JESD16-A (R2008)

JEDEC JESD16-A (R2008)

ASSESSMENT OF AVERAGE OUTGOING QUALITY LEVELS IN PARTS PER MILLION (PPM)..

$39.00 $78.00

JEDEC JESD8-6

JEDEC JESD8-6

ADDENDUM No. 6 to JESD8 - HIGH SPEED TRANSCEIVER LOGIC (HSTL)- A 1.5 V OUTPUT BUFFER SUPPLY VOLTAGE ..

$30.00 $60.00

JEDEC JESD 35-1

JEDEC JESD 35-1

ADDENDUM No. 1 to JESD35 - GENERAL GUIDELINES FOR DESIGNING TEST STRUCTURES FOR THE WAFER-LEVEL TEST..

$34.00 $67.00