• JEDEC JESD 12-1B

JEDEC JESD 12-1B

  • ADDENDUM No. 1 to JESD12 - TERMS AND DEFINITIONS FOR GATE ARRAYS AND CELL-BASED INTEGRATED CIRCUITS
  • Amendment by JEDEC Solid State Technology Association, 08/01/199
  • Category: JEDEC

$60.00 $30.00

The purpose of this standard is to promote the uniform use of abbreviations, terms, and definitions throughout the semiconductor industry. It is a useful guide for users, manufactures, educators, technical writers, and others interested in the characterization, nomenclature, and classification of semicustom integrated circuits.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JEP155B

JEDEC JEP155B

RECOMMENDED ESD TARGET LEVELS FOR HBM QUALIFICATION..

$46.00 $91.00

JEDEC JESD250A

JEDEC JESD250A

Graphics Double Data Rate (GDDR6) SGRAM Standard..

$114.00 $228.00

JEDEC JESD47K

JEDEC JESD47K

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS..

$38.00 $76.00

JEDEC JESD22-B113B

JEDEC JESD22-B113B

BOARD LEVEL CYCLIC BEND TEST METHOD FOR INTERCONNECT RELIABILITY CHARACTERIZATION OF SMT ICS FOR HAN..

$34.00 $67.00