• JEDEC JESD 22-A108C

JEDEC JESD 22-A108C

  • TEMPERATURE, BIAS, AND OPERATING LIFE
  • standard by JEDEC Solid State Technology Association, 06/01/2005
  • Category: JEDEC

$54.00 $27.00

A revised method for determining the effects of bias conditions and temperature, over time, on solid state devices is now available. Revision B of A108 includes low temperature operating life (LTOL) and high temperature gate bias (HTGB) stress conditions, revised cool down requirements for high temperature stress, and a procedure to follow if parts are not tested within the allowed time window.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD 22-A111

JEDEC JESD 22-A111

EVALUATION PROCEDURE FOR DETERMINING CAPABILITY TO BOTTOM SIDE BOARD ATTACH BY FULL BODY SOLDER IMME..

$30.00 $59.00

JEDEC JS 9702

JEDEC JS 9702

IPC/JEDEC-9702: MONOTONIC BEND CHARACTERIZATION OF BOARD-LEVEL INTERCONNECTS (IPC/JEDEC-9702)..

$30.00 $60.00

JEDEC JESD24-12

JEDEC JESD24-12

THERMAL IMPEDANCE MEASUREMENT FOR INSULATED GATE BIPOLAR TRANSISTORS - (Delta VCE(on) Method)..

$28.00 $56.00

JEDEC JEP84A

JEDEC JEP84A

RECOMMENDED PRACTICE FOR MEASUREMENT OF TRANSISTOR LEAD TEMPERATURE..

$24.00 $48.00