• JEDEC JESD 35-A

JEDEC JESD 35-A

  • PROCEDURE FOR WAFER-LEVEL-TESTING OF THIN DIELECTRICS
  • standard by JEDEC Solid State Technology Association, 03/01/2010
  • Category: JEDEC

$87.00 $44.00

The revised JESD35 is intended for use in the MOS Integrated Circuit manufacturing industry. It describes procedures developed for estimating the overall integrity and reliability of thin gate oxides. Three basic test procedures are described, the Voltage-Ramp (V-Ramp), the Current-Ramp (J-Ramp) and the new Constant Current (Bounded J-Ramp) test. Each test is designed for simplicity, speed and ease of use. The standard has been updated to include breakdown criteria that are more robust in detecting breakdown in thinner gate oxides that may not experience hard thermal breakdown.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD51-8

JEDEC JESD51-8

INTEGRATED CIRCUIT THERMAL TEST METHOD ENVIRONMENTAL CONDITIONS - JUNCTION-TO-BOARD..

$28.00 $56.00

JEDEC JESD75

JEDEC JESD75

BALL GRID ARRAY PINOUTS STANDARDIZED FOR 32-BIT LOGIC FUNCTIONS..

$24.00 $48.00

JEDEC JESD80

JEDEC JESD80

STANDARD FOR DESCRIPTION OF 2.5 V CMOS LOGIC DEVICES..

$24.00 $48.00

JEDEC JESD66 (R2006)

JEDEC JESD66 (R2006)

TRANSIENT VOLTAGE SUPPRESSOR STANDARD FOR THYRISTOR SURGE PROTECTIVE DEVICE..

$58.00 $116.00