JEDEC JESD 47G.01
- STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS
- standard by JEDEC Solid State Technology Association, 04/01/2010
- Category: JEDEC
$67.00
$34.00
This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.
PDF
All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.
Multi-User Access
After purchasing, you have the ability to assign each license to a specific user.
Printable
At any time, you are permitted to make printed copies for your and your members' reference use.
