• JEDEC JESD 78C

JEDEC JESD 78C

  • IC LATCH-UP TEST
  • standard by JEDEC Solid State Technology Association, 09/01/2010
  • Category: JEDEC

$72.00 $36.00

This standard has been adopted by the Defense Logistics Agency (DLA) as project 5962-1880. This specification covers the I-test and the overvoltage latch-up testing of integrated circuits. The purpose of this specification is to establish a method for determining IC latch-up characteristics and to define latch-up failure criteria. Latch-up characteristics are extremely important in determining product reliability and minimizing No Trouble Found (NTF) and Electrical Overstress (EOS) failures due to latch-up. This test method is applicable to NMOS, CMOS, bipolar, and all variations and combinations of these technologies.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JEB 19

JEDEC JEB 19

RECOMMENDED CHARACTERIZATION OF MOS SHIFT REGISTERS..

$26.00 $51.00

JEDEC JEP69-B (R1999)

JEDEC JEP69-B (R1999)

PREFERRED LEAD CONFIGURATION FOR FIELD-EFFECT TRANSISTORS..

$24.00 $48.00

JEDEC TENTSTD 12

JEDEC TENTSTD 12

STANDARD FOR SELENIUM SURGE SUPPRESSORS..

$30.00 $59.00

JEDEC JESD313-B (R2001)

JEDEC JESD313-B (R2001)

THERMAL RESISTANCE MEASUREMENTS OF CONDUCTION COOLED POWER TRANSISTORS..

$28.00 $56.00