• JEDEC JESD202

JEDEC JESD202

  • METHOD FOR CHARACTERIZING THE ELECTROMIGRATION FAILURE TIME DISTRIBUTION OF INTERCONNECTS UNDER CONSTANT-CURRENT AND TEMPERATURE
  • standard by JEDEC Solid State Technology Association, 03/01/2006
  • Category: JEDEC

$61.00 $31.00

This is an accelerated stress test method for determining sample estimates and their confidence limits of the median-time-to-failure, sigma, and early percentile of a log-Normal distribution, which are used to characterize the electromigration failure-time distribution of equivalent metal lines subjected to a constant current-density and temperature stress. Failure is defined as some pre-selected fractional increase in the resistance of the line under test. Analysis procedures are provided to analyze complete and singly, right-censored failure-time data. Sample calculations for complete and right-censored data are provided in Annex A. The analyses are not intended for the case when the failure distribution cannot be characterized by a single log-Normal distribution.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD245B

JEDEC JESD245B

Byte Addressable Energy Backed Interface..

$96.00 $191.00

JEDEC JESD224A

JEDEC JESD224A

Universal Flash Storage (UFS) Test..

$153.00 $305.00

JEDEC JESD30H

JEDEC JESD30H

Descriptive Designation System for Semiconductor-device Packages..

$58.00 $116.00

JEDEC JESD214.01

JEDEC JESD214.01

CONSTANT-TEMPERATURE AGING METHOD TO CHARACTERIZE COPPER INTERCONNECT METALLIZATIONS FOR STRESS-INDU..

$36.00 $72.00