JEDEC JESD203
- STANDARD TEST LOADS FOR DUAL-SUPPLY LEVEL TRANSLATION DEVICES
- standard by JEDEC Solid State Technology Association, 11/01/2005
- Category: JEDEC
$51.00
$26.00
This standard defines ac test loads for dual-supply level translation devices. Uniform test loads enable easy comparison of electrical parameters of dual-supply level translation devices across functions, logic families and IC suppliers. This standard is only intended to apply to devices released subsequent to the publication of this document.
PDF
All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.
Multi-User Access
After purchasing, you have the ability to assign each license to a specific user.
Printable
At any time, you are permitted to make printed copies for your and your members' reference use.