• JEDEC JESD22-B109A

JEDEC JESD22-B109A

  • FLIP CHIP TENSILE PULL
  • standard by JEDEC Solid State Technology Association, 01/01/2009
  • Category: JEDEC

$56.00 $28.00

The Flip Chip Tensile Pull Test Method is performed to determine the fracture mode and strength of the solder bump interconnection between the flip chip die and the substrate. It should be used to assess the consistency of the chip join process. This test method is a destructive test,
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JEP123

JEDEC JEP123

GUIDELINE FOR MEASUREMENT OF ELECTRONIC PACKAGE INDUCTANCE AND CAPACITANCE MODEL PARAMETERS..

$31.00 $62.00

JEDEC JESD52

JEDEC JESD52

STANDARD FOR DESCRIPTION OF LOW VOLTAGE TTL-COMPATIBLE CMOS LOGIC DEVICES..

$28.00 $56.00

JEDEC JESD51

JEDEC JESD51

METHODOLOGY FOR THE THERMAL MEASUREMENT OF COMPONENT PACKAGES (SINGLE SEMICONDUCTOR DEVICE)..

$26.00 $51.00

JEDEC JESD51-1

JEDEC JESD51-1

INTEGRATED CIRCUIT THERMAL MEASUREMENT METHOD - ELECTRICAL TEST METHOD (SINGLE SEMICONDUCTOR DEVICE)..

$39.00 $78.00