• JEDEC JESD22-B109A

JEDEC JESD22-B109A

  • FLIP CHIP TENSILE PULL
  • standard by JEDEC Solid State Technology Association, 01/01/2009
  • Category: JEDEC

$56.00 $28.00

The Flip Chip Tensile Pull Test Method is performed to determine the fracture mode and strength of the solder bump interconnection between the flip chip die and the substrate. It should be used to assess the consistency of the chip join process. This test method is a destructive test,
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC EIA 670

JEDEC EIA 670

QUALITY SYSTEM ASSESSMENT (SUPERSEDES JESD39-A)..

$40.00 $80.00

JEDEC JESD59

JEDEC JESD59

BOND WIRE MODELING STANDARD..

$28.00 $56.00

JEDEC JESD63

JEDEC JESD63

STANDARD METHOD FOR CALCULATING THE ELECTROMIGRATION MODEL PARAMETERS FOR CURRENT DENSITY AND TEMPER..

$39.00 $78.00

JEDEC JEP132 (R2007)

JEDEC JEP132 (R2007)

PROCESS CHARACTERIZATION GUIDELINE..

$38.00 $76.00