• JEDEC JESD22-B109B

JEDEC JESD22-B109B

  • FLIP CHIP TENSILE PULL
  • standard by JEDEC Solid State Technology Association, 07/01/2014
  • Category: JEDEC

$56.00 $28.00

The Flip Chip Tensile Pull Test Method is performed to determine the fracture mode and strength of the solder bump interconnection between the flip chip die and the substrate. It should be used to assess the consistency of the chip join process. This test method is a destructive test.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JEP 143B.01

JEDEC JEP 143B.01

SOLID STATE RELIABILITY ASSESSMENT QUALIFICATION METHODOLOGIES..

$38.00 $76.00

JEDEC JESD94A

JEDEC JESD94A

APPLICATION SPECIFIC QUALIFICATION USING KNOWLEDGE BASED TEST METHODOLOGY..

$34.00 $67.00

JEDEC JESD15-3

JEDEC JESD15-3

TWO-RESISTOR COMPACT THERMAL MODEL GUIDELINE..

$31.00 $62.00

JEDEC JESD51-31

JEDEC JESD51-31

THERMAL TEST ENVIRONMENT MODIFICATIONS FOR MULTICHIP PACKAGES..

$30.00 $59.00