• JEDEC JESD235A

JEDEC JESD235A

  • HIgh Bandwidth Memory (HBM) DRAM
  • standard by JEDEC Solid State Technology Association, 11/01/2015
  • Category: JEDEC

$208.00 $104.00

TThe HBM DRAM is tightly coupled to the host compute die with a distributed interface. The interface is divided into independent channels. Each channel is completely independent of one another. Channels are not necessarily synchronous to each other. The HBM DRAM uses a wide-interface architecture to achieve high-speed, low-power operation. The HBM DRAM uses differential clock CK_t/CK_c. Commands are registered at the rising edge of CK_t, CK_c. Each channel interface maintains a 128b data bus operating at DDR data rates.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD51-5

JEDEC JESD51-5

EXTENSION OF THERMAL TEST BOARD STANDARDS FOR PACKAGES WITH DIRECT THERMAL ATTACHMENT MECHANISMS..

$24.00 $48.00

JEDEC JESD51-6

JEDEC JESD51-6

INTEGRATED CIRCUIT THERMAL TEST METHOD ENVIRONMENTAL CONDITIONS - FORCED CONVECTION (MOVING AIR)..

$24.00 $48.00

JEDEC JEP113-B

JEDEC JEP113-B

SYMBOL AND LABELS FOR MOISTURE-SENSITIVE DEVICES..

$90.00 $180.00

JEDEC J-STD-035

JEDEC J-STD-035

JOINT IPC/JEDEC STANDARD FOR ACOUSTIC MICROSCOPY FOR NONHERMETRIC ENCAPSULATED ELECTRONIC COMPONENTS..

$18.00 $35.00