JEDEC JESD235B
- HIgh Bandwidth Memory DRAM (HBM1, HBM2)
- standard by JEDEC Solid State Technology Association, 11/01/2018
- Category: JEDEC
$228.00
$114.00
The HBM DRAM is tightly coupled to the host compute die with a distributed interface. The interface isdivided into independent channels. Each channel is completely independent of one another. Channels arenot necessarily synchronous to each other. The HBM DRAM uses a wide-interface architecture to achievehigh-speed, low power operation. Each channel interface maintains a 128 bit data bus operating at doubledata rate (DDR).
PDF
All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.
Multi-User Access
After purchasing, you have the ability to assign each license to a specific user.
Printable
At any time, you are permitted to make printed copies for your and your members' reference use.
