• JEDEC JESD241

JEDEC JESD241

  • Procedure for Wafer-Level DC Characterization of Bias Temperature Instabilities
  • standard by JEDEC Solid State Technology Association, 12/01/2015
  • Category: JEDEC

$74.00 $37.00

This Bias Temperature Instability (BTI) stress/test procedure is proposed to provide a minimum recommendation for a simple and consistent comparison of the mean threshold voltage (Vth) BTI induced shift. The procedure enables comparison of stable and manufacturable CMOS processes and technologies in which the process variation is low and the yield is mature. Qualification and accept-reject criteria are not given in this document.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD223B

JEDEC JESD223B

Universal Flash Storage Host Controller Interface (UFSHCI)..

$46.00 $91.00

JEDEC JESD220B

JEDEC JESD220B

Universal Flash Storage (UFS)..

$166.00 $332.00

JEDEC JESD84-B50

JEDEC JESD84-B50

Embedded Multi-media card (e*MMC), Electrical Standard 5.0..

$153.00 $305.00

JEDEC JESD212B

JEDEC JESD212B

Graphics Double Data Rate (GDDR5) SGRAM Standard..

$104.00 $208.00