• JEDEC JESD241

JEDEC JESD241

  • Procedure for Wafer-Level DC Characterization of Bias Temperature Instabilities
  • standard by JEDEC Solid State Technology Association, 12/01/2015
  • Category: JEDEC

$74.00 $37.00

This Bias Temperature Instability (BTI) stress/test procedure is proposed to provide a minimum recommendation for a simple and consistent comparison of the mean threshold voltage (Vth) BTI induced shift. The procedure enables comparison of stable and manufacturable CMOS processes and technologies in which the process variation is low and the yield is mature. Qualification and accept-reject criteria are not given in this document.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JEP154

JEDEC JEP154

GUIDELINE FOR CHARACTERIZING SOLDER BUMP ELECTROMIGRATION UNDER CONSTANT CURRENT AND TEMPERATURE STR..

$38.00 $76.00

JEDEC JESD22-A120A

JEDEC JESD22-A120A

TEST METHOD FOR THE MEASUREMENT OF MOISTURE DIFFUSIVITY AND WATER SOLUBILITY IN ORGANIC MATERIALS US..

$27.00 $54.00

JEDEC JESD 79F

JEDEC JESD 79F

DOUBLE DATA RATE (DDR) SDRAM SPECIFICATION..

$71.00 $141.00

JEDEC JESD8-18A

JEDEC JESD8-18A

FBDIMM SPECIFICATION: HIGH SPEED DIFFERENTIAL PTP LINK AT 1.5 V..

$53.00 $106.00