• JEDEC JESD47I.01

JEDEC JESD47I.01

  • STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS
  • standard by JEDEC Solid State Technology Association, 10/01/2016
  • Category: JEDEC

$72.00 $36.00

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed. This is a minor editorial revision to JESD47I, published December 2015.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD51-9

JEDEC JESD51-9

TEST BOARDS FOR AREA ARRAY SURFACE MOUNT PACKAGE THERMAL MEASUREMENTS..

$30.00 $60.00

JEDEC JESD82

JEDEC JESD82

DEFINITION OF CDCV857 PLL CLOCK DRIVER FOR REGISTERED DDR DIMM APPLICATIONS..

$30.00 $59.00

JEDEC JESD51-10

JEDEC JESD51-10

TEST BOARDS FOR THROUGH-HOLE PERIMETER LEADED PACKAGE THERMAL MEASUREMENTS..

$28.00 $56.00

JEDEC JESD64-A

JEDEC JESD64-A

STANDARD FOR DESCRIPTION OF 2.5 V CMOS LOGIC DEVICES WITH 3.6 V CMOS TOLERANT INPUTS AND OUTPUTS..

$26.00 $51.00