• JEDEC JESD47J.01

JEDEC JESD47J.01

  • STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS
  • standard by JEDEC Solid State Technology Association, 09/01/2017
  • Category: JEDEC

$74.00 $37.00

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD8-30A

JEDEC JESD8-30A

POD125 - 1.25 V Pseudo Open Drain I/O..

$30.00 $60.00

JEDEC JESD51-4A

JEDEC JESD51-4A

Thermal Test Chip Guideline (Wire Bond Type Chip)..

$34.00 $67.00

JIS B 2003:2013/AMENDMENT 1:2018

JIS B 2003:2013/AMENDMENT 1:2018

General rules for inspection of valves (Amendment 1)..

$8.00 $10.00

JIS S 0103:2002/AMENDMENT 1:2018

JIS S 0103:2002/AMENDMENT 1:2018

Graphical symbols for consumers (Amendment 1)..

$13.00 $15.00