• JEDEC JESD47J.01

JEDEC JESD47J.01

  • STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS
  • standard by JEDEC Solid State Technology Association, 09/01/2017
  • Category: JEDEC

$74.00 $37.00

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD51-4

JEDEC JESD51-4

THERMAL TEST CHIP GUIDELINE (WIRE BOND TYPE CHIP)..

$28.00 $56.00

JEDEC EIA 670

JEDEC EIA 670

QUALITY SYSTEM ASSESSMENT (SUPERSEDES JESD39-A)..

$40.00 $80.00

JEDEC JESD59

JEDEC JESD59

BOND WIRE MODELING STANDARD..

$28.00 $56.00

JEDEC JESD63

JEDEC JESD63

STANDARD METHOD FOR CALCULATING THE ELECTROMIGRATION MODEL PARAMETERS FOR CURRENT DENSITY AND TEMPER..

$39.00 $78.00