• JEDEC JESD47J.01

JEDEC JESD47J.01

  • STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS
  • standard by JEDEC Solid State Technology Association, 09/01/2017
  • Category: JEDEC

$74.00 $37.00

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JEP113-B

JEDEC JEP113-B

SYMBOL AND LABELS FOR MOISTURE-SENSITIVE DEVICES..

$90.00 $180.00

JEDEC J-STD-035

JEDEC J-STD-035

JOINT IPC/JEDEC STANDARD FOR ACOUSTIC MICROSCOPY FOR NONHERMETRIC ENCAPSULATED ELECTRONIC COMPONENTS..

$18.00 $35.00

JEDEC JESD73

JEDEC JESD73

DESCRIPTION OF 5 V BUS SWITCH WITH TTL-COMPATIBLE CONTROL INPUTS..

$26.00 $51.00

JEDEC JESD70

JEDEC JESD70

2.5 V BiCMOS LOGIC DEVICE FAMILY SPECIFICATION WITH 5 V TOLERANT INPUTS AND OUTPUTS..

$27.00 $53.00