• JEDEC JESD47K

JEDEC JESD47K

  • STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS
  • standard by JEDEC Solid State Technology Association, 08/01/2018
  • Category: JEDEC

$76.00 $38.00

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD8-24

JEDEC JESD8-24

POD12-1.2 V Pseudo Open Drain Interface..

$142.00 $284.00

JEDEC JS709

JEDEC JS709

JOINT JEDEC/ECA STANDARD, DEFINING "LOW-HALOGEN" PASSIVES AND SOLID STATE DEVICES (Removal of BFR/CF..

$30.00 $60.00

JEDEC JESD8-25

JEDEC JESD8-25

POD10 - 1.0 V Pseudo Open Drain Interface..

$28.00 $56.00

JEDEC JESD8-26

JEDEC JESD8-26

1.2 V High-Speed LVCMOS (HS_LVCMOS) Interface..

$24.00 $48.00