• JEDEC JESD51-4

JEDEC JESD51-4

  • THERMAL TEST CHIP GUIDELINE (WIRE BOND TYPE CHIP)
  • standard by JEDEC Solid State Technology Association, 02/01/1997
  • Category: JEDEC

$56.00 $28.00

This guideline describes design requirements for wire bond type semiconductor chips to be used for thermal resistance listing of IC packages. This document provides specific guidelines for chip design but allows flexibility in the materials and layout requirements.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD22-B103B (R2010)

JEDEC JESD22-B103B (R2010)

VIBRATION, VARIABLE FREQUENCY..

$27.00 $54.00

JEDEC JESD82-5

JEDEC JESD82-5

STANDARD FOR DESCRIPTION OF A 3.3 V, ZERO DELAY CLOCK DISTRIBUTION DEVICE COMPLIANT WITH THE JESD21-..

$27.00 $54.00

JEDEC JEP144

JEDEC JEP144

GUIDELINE FOR RESIDUAL GAS ANALYSIS (RGA) FOR MICROELECTRONIC PACKAGES..

$37.00 $74.00

JEDEC JESD282B.01

JEDEC JESD282B.01

SILICON RECTIFIER DIODES..

$114.00 $228.00