• JEDEC JESD51-4

JEDEC JESD51-4

  • THERMAL TEST CHIP GUIDELINE (WIRE BOND TYPE CHIP)
  • standard by JEDEC Solid State Technology Association, 02/01/1997
  • Category: JEDEC

$56.00 $28.00

This guideline describes design requirements for wire bond type semiconductor chips to be used for thermal resistance listing of IC packages. This document provides specific guidelines for chip design but allows flexibility in the materials and layout requirements.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD 22-A117B

JEDEC JESD 22-A117B

ELECTRICALLY ERASABLE PROGRAMMABLE ROM (EEPROM) PROGRAM/ERASE ENDURANCE AND DATA RETENTION TEST..

$31.00 $62.00

JEDEC JESD 209A-1

JEDEC JESD 209A-1

Addendum No. 1 to JESD209A - LOW POWER DOUBLE DATA RATE (LPDDR) SDRAM, 1.2 V I/O..

$27.00 $53.00

JEDEC JS 9703

JEDEC JS 9703

IPC/JEDEC-9703: Mechanical Shock Test Guidelines for Solder Joint Reliability..

$44.00 $87.00

JEDEC JEP 122E

JEDEC JEP 122E

FAILURE MECHANISMS AND MODELS FOR SEMICONDUCTOR DEVICES..

$71.00 $141.00