• JEDEC JESD51-4

JEDEC JESD51-4

  • THERMAL TEST CHIP GUIDELINE (WIRE BOND TYPE CHIP)
  • standard by JEDEC Solid State Technology Association, 02/01/1997
  • Category: JEDEC

$56.00 $28.00

This guideline describes design requirements for wire bond type semiconductor chips to be used for thermal resistance listing of IC packages. This document provides specific guidelines for chip design but allows flexibility in the materials and layout requirements.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD16-A (R2008)

JEDEC JESD16-A (R2008)

ASSESSMENT OF AVERAGE OUTGOING QUALITY LEVELS IN PARTS PER MILLION (PPM)..

$39.00 $78.00

JEDEC JESD8-6

JEDEC JESD8-6

ADDENDUM No. 6 to JESD8 - HIGH SPEED TRANSCEIVER LOGIC (HSTL)- A 1.5 V OUTPUT BUFFER SUPPLY VOLTAGE ..

$30.00 $60.00

JEDEC JESD 35-1

JEDEC JESD 35-1

ADDENDUM No. 1 to JESD35 - GENERAL GUIDELINES FOR DESIGNING TEST STRUCTURES FOR THE WAFER-LEVEL TEST..

$34.00 $67.00

JEDEC JEP123

JEDEC JEP123

GUIDELINE FOR MEASUREMENT OF ELECTRONIC PACKAGE INDUCTANCE AND CAPACITANCE MODEL PARAMETERS..

$31.00 $62.00