• JEDEC JESD60A

JEDEC JESD60A

  • A PROCEDURE FOR MEASURING P-CHANNEL MOSFET HOT-CARRIER-INDUCED DEGRADATION AT MAXIMUM GATE CURRENT UNDER DC STRESS
  • standard by JEDEC Solid State Technology Association, 09/01/2004
  • Category: JEDEC

$67.00 $34.00

This method establishes a standard procedure for accelerated testing of the hot-carrier-induced change of a p-channel MOSFET. The objective is to provide a minimum set of measurements so that accurate comparisons can be made between different technologies. The measurements specified should be viewed as a starting pint in the characterization and benchmarking of the trasistor manufacturing process.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD531 (R2002)

JEDEC JESD531 (R2002)

THERMAL RESISTANCE TEST METHOD FOR SIGNAL AND REGULATOR DIODES (FORWARD VOLTAGE, SWITCHING METHOD)..

$30.00 $59.00

JEDEC JESD7-A

JEDEC JESD7-A

STANDARD FOR DESCRIPTION OF 54/74HCXXXX AND 54/74HCTXXXX HIGH SPEED CMOS DEVICES..

$71.00 $141.00

JEDEC JEP64 (R2002)

JEDEC JEP64 (R2002)

SOLID STATE PRODUCTS REGISTRATION LIST(ORDER FROM TYPE ADMINISTRATION OFFICE)..

$104.00 $208.00

JEDEC JESD14 (R2002)

JEDEC JESD14 (R2002)

SEMICONDUCTOR POWER CONTROL MODULES..

$30.00 $59.00