• JEDEC JESD60A

JEDEC JESD60A

  • A PROCEDURE FOR MEASURING P-CHANNEL MOSFET HOT-CARRIER-INDUCED DEGRADATION AT MAXIMUM GATE CURRENT UNDER DC STRESS
  • standard by JEDEC Solid State Technology Association, 09/01/2004
  • Category: JEDEC

$67.00 $34.00

This method establishes a standard procedure for accelerated testing of the hot-carrier-induced change of a p-channel MOSFET. The objective is to provide a minimum set of measurements so that accurate comparisons can be made between different technologies. The measurements specified should be viewed as a starting pint in the characterization and benchmarking of the trasistor manufacturing process.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JEP172

JEDEC JEP172

DISCONTINUING USE OF THE MACHINE MODEL FOR DEVICE ESD QUALIFICATION..

$30.00 $60.00

JEDEC JESD22-B109B

JEDEC JESD22-B109B

FLIP CHIP TENSILE PULL..

$28.00 $56.00

JEDEC JEP171

JEDEC JEP171

GDDR5 Measurement Procedures..

$38.00 $76.00

JEDEC JESD229-2

JEDEC JESD229-2

WIDE I/O 2 (WideIO2)..

$58.00 $116.00