• JEDEC JESD60A

JEDEC JESD60A

  • A PROCEDURE FOR MEASURING P-CHANNEL MOSFET HOT-CARRIER-INDUCED DEGRADATION AT MAXIMUM GATE CURRENT UNDER DC STRESS
  • standard by JEDEC Solid State Technology Association, 09/01/2004
  • Category: JEDEC

$67.00 $34.00

This method establishes a standard procedure for accelerated testing of the hot-carrier-induced change of a p-channel MOSFET. The objective is to provide a minimum set of measurements so that accurate comparisons can be made between different technologies. The measurements specified should be viewed as a starting pint in the characterization and benchmarking of the trasistor manufacturing process.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD218A

JEDEC JESD218A

SOLID STATE DRIVE (SSD) REQUIREMENTS AND ENDURANCE TEST METHOD..

$38.00 $76.00

JEDEC JESD47H

JEDEC JESD47H

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS..

$34.00 $67.00

JEDEC J-STD-609A.01

JEDEC J-STD-609A.01

AND LABELING OF COMPONENTS, PCBs AND PCBAs TO IDENTIFY LEAD (Pb), Pb-FREE AND OTHER ATTRIBUTES..

$30.00 $59.00

JEDEC JESD22-B118

JEDEC JESD22-B118

SEMICONDUCTOR WAFER AND DIE BACKSIDE EXTERNAL VISUAL INSPECTION..

$30.00 $59.00