• JEDEC JESD61A.01

JEDEC JESD61A.01

  • ISOTHERMAL ELECTROMIGRATION TEST PROCEDURE
  • standard by JEDEC Solid State Technology Association, 10/01/2007
  • Category: JEDEC

$87.00 $44.00

This standard describes an algorithm for the execution of the isothermal test, using computer-controlled instrumentation. The primary use of this test is for the monitoring of microelectronic metallization lines at wafer level (1) in process development, to evaluate process options, (2) in manufacturing, to monitor metallization reliability and (3) to monitor/evaluate process equipment. While it is developed as a fast WLR test, it can also be an effective tool for complementing the reliability data obtained through the standard package level electromigration test.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD8-33

JEDEC JESD8-33

.05 Low Voltage Swing Terminated Logic (LVSTL05)..

$10.00 $20.00

JEDEC JESD22-B110B.01

JEDEC JESD22-B110B.01

Mechanical Shock - Device and Subassembly..

$27.00 $54.00

JEDEC JESD230D

JEDEC JESD230D

NAND Flash Interface Interopability..

$58.00 $116.00

JEDEC JESD8-21C

JEDEC JESD8-21C

POD135 - 1.35 V Pseudo Open Drain I/O..

$34.00 $67.00