• JEDEC JESD71

JEDEC JESD71

  • STANDARD TEST AND PROGRAMMING LANGUAGE (STAPL)
  • standard by JEDEC Solid State Technology Association, 08/01/1999
  • Category: JEDEC

$87.00 $44.00

STAPL is a vendor- and platform-independent language for programming and testing devices via the IEEE standard 1149.1 interface, commonly known as JTAG. STAPL enables programming of designs into programmable logic devices (PLDs) offered by a variety of PLD vendors. STAPL is also suitable for testing 1149.1-compliant devices.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD30G

JEDEC JESD30G

Descriptive Designation System for Semiconductor-device Packages..

$40.00 $80.00

JEDEC JESD212C

JEDEC JESD212C

Graphics Double Data Rate (GDDR5) SGRAM Standard..

$104.00 $208.00

JEDEC JESD218B

JEDEC JESD218B

SOLID STATE DRIVE (SSD) REQUIREMENTS AND ENDURANCE TEST METHOD..

$38.00 $76.00

JEDEC JESD223C

JEDEC JESD223C

Universal Flash Storage Host Controller Interface (UFSHCI)..

$71.00 $141.00