• JEDEC JESD78D

JEDEC JESD78D

  • IC LATCH-UP TEST
  • standard by JEDEC Solid State Technology Association, 11/01/2011
  • Category: JEDEC

$74.00 $37.00

This standard has been adopted by the Defense Logistics Agency (DLA) as project 5962-1880. This standard covers the I-test and the overvoltage latch-up testing of integrated circuits. The purpose of this specification is to establish a method for determining IC latch-up characteristics and to define latch-up failure criteria. Latch-up characteristics are extremely important in determining product reliability and minimizing No Trouble Found (NTF) and Electrical Overstress (EOS) failures due to latch-up. This test method is applicable to NMOS, CMOS, bipolar, and all variations and combinations of these technologies.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD216C

JEDEC JESD216C

SERIAL FLASH DISCOVERABLE PARAMETERS (SFDP)..

$96.00 $191.00

JEDEC JESD82-32

JEDEC JESD82-32

DDR4 DATA BUFFER DEFINITION (DDR4DB01)..

$96.00 $191.00

JEDEC JESD 471 (R2009)

JEDEC JESD 471 (R2009)

SYMBOL AND LABEL FOR ELECTROSTATIC SENSITIVE DEVICES..

$24.00 $48.00

JEDEC JESD284-A (R2002)

JEDEC JESD284-A (R2002)

TEST METHODS FOR THE COLLECTOR-BASE TIME CONSTANT AND FOR THE RESISTIVE PART OF THE COMMON-EMITTER I..

$24.00 $48.00