• JEDEC JESD8-28

JEDEC JESD8-28

  • 300 mV INTERFACE
  • standard by JEDEC Solid State Technology Association, 06/01/2015
  • Category: JEDEC

$51.00 $26.00

This standard is to define and interface with a CMOS rail to rail signal that uses a 300 mV signal swing. This specification defines the maximum signaling rate, the signal levels, overshoot and undershoot limits, and the maximum input capacitance. This interface is useful in short distance applications, typically of less than 5 mm.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC J-STD-033B.1

JEDEC J-STD-033B.1

JOINT IPC/JEDEC STANDARD FOR HANDLING, PACKING, SHIPPING AND USE OF MOISTURE/REFLOW SENSITIVE SURFAC..

$34.00 $67.00

JEDEC JESD206

JEDEC JESD206

FBDIMM Architecture and Protocol..

$96.00 $191.00

JEDEC JESD82-18A

JEDEC JESD82-18A

STANDARD FOR DEFINITION OF THE CUA877 AND CU2A877 PLL CLOCK DRIVERSFOR REGISTERED DDR2 DIMM APPLICAT..

$31.00 $62.00

JEDEC JESD82-21

JEDEC JESD82-21

STANDARD FOR DEFINITION OF CUA845 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS..

$30.00 $60.00