• JEDEC JESD82-21

JEDEC JESD82-21

  • STANDARD FOR DEFINITION OF CUA845 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS
  • standard by JEDEC Solid State Technology Association, 01/01/2007
  • Category: JEDEC

$60.00 $30.00

This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of a CUA845 PLL clock device for registered DDR2 DIMM applications.The purpose is to provide a standard for a CUA845 PLL clock device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JEP155B

JEDEC JEP155B

RECOMMENDED ESD TARGET LEVELS FOR HBM QUALIFICATION..

$46.00 $91.00

JEDEC JESD250A

JEDEC JESD250A

Graphics Double Data Rate (GDDR6) SGRAM Standard..

$114.00 $228.00

JEDEC JESD47K

JEDEC JESD47K

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS..

$38.00 $76.00

JEDEC JESD22-B113B

JEDEC JESD22-B113B

BOARD LEVEL CYCLIC BEND TEST METHOD FOR INTERCONNECT RELIABILITY CHARACTERIZATION OF SMT ICS FOR HAN..

$34.00 $67.00