• JEDEC JP001A

JEDEC JP001A

  • FOUNDRY PROCESS QUALIFICATION GUIDELINES (Wafer Fabrication Manufacturing Sites)
  • standard by JEDEC Solid State Technology Association, 02/01/2014
  • Category: JEDEC

$87.00 $44.00

This document provides a guideline for the minimum set of measurements to qualify a new semiconductor wafer process. It is written with particular reference to a generic silicon based CMOS logic technology. While it may be applicable to other technologies (e.g., analog CMOS, bipolar, BICMOS, GaAs, etc.), some sections apply specifically to CMOS. No effort was made in the present document to cover all the qualification requirements for specific other technologies, e.g., Cu/Low K interconnects or ultra thin gate oxide. This publication, is co-sponsored by JEDEC JC-14.2 and the FSA (Fabless Semiconductor Association). It originated at the FSA as a technology specific document, and has evolved into a generic set of qualification requirements.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JEP133C

JEDEC JEP133C

GUIDE FOR THE PRODUCTION AND ACQUISITION OF RADIATION-HARDNESS ASSURED MULTICHIP MODULES AND HYBRID ..

$39.00 $78.00

JEDEC JESD 209-2B

JEDEC JESD 209-2B

LOW POWER DOUBLE DATA RATE 2 (LPDDR2)..

$124.00 $247.00

JEDEC JESD 209B

JEDEC JESD 209B

LOW POWER DOUBLE DATA RATE (LPDDR) SDRAM STANDARD..

$58.00 $116.00

JEDEC JESD 35-A

JEDEC JESD 35-A

PROCEDURE FOR WAFER-LEVEL-TESTING OF THIN DIELECTRICS..

$44.00 $87.00